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I. INTRODUCTION
H IGH-MOBILITY semiconductors show great promise as the channel material of ultrafast low-power field-effect transistors (FETs) and have been actively explored in the past few decades [1] - [4] . Among all known semiconductors, mixed anion InAs x Sb 1−x has one of the highest electron mobilities and saturation velocities [5] . However, it also has one of the smallest bandgaps [5] , [6] . For such devices, ultrathin-body (UTB) architectures are essential to enable acceptable leakage currents. Conventionally, InAs x Sb 1−x devices have been fabricated as complex quantum well structures on III-V or Si substrates. While the devices exhibited promising initial results, due to leakage from gate and/or not fully depleted body, they suffered from high I OFF [7] - [10] . In consideration of supporting substrates, Si is a well-established material and is highly preferred over III-V semiconductors. However, using direct MBE growth to integrate both n-and p-channel materials onto Si for CMOS will be very challenging due to the large lattice mismatch between different desired materials and Si/SiO 2 . Previously, we demonstrated the transfer of InAs ultrathin membranes onto Si/SiO 2 substrates to form high-performance n-type FETs (n-FETs), termed "XOI" in analogy to the wellestablished silicon-on-insulator field. The mobility of InAs XOI devices was found to be as high as ∼5000 cm 2 /V · s for body thicknesses of ∼> 20 nm and decreases to ∼1600 cm 2 /V · s when scaled down to 8 nm in thickness [11] . Here, we extend the XOI concept to InAs x Sb 1−x as a demonstration of even higher mobility III-V FETs, particularly for UTB thicknesses of < 10 nm which are required for scaled transistors based on small-bandgap semiconductors.
II. EXPERIMENTS
First, ultrathin InAs 0.7 Sb 0.3 layers of different thicknesses (T InAsSb = 7 and 17 nm) were transferred onto Si/SiO 2 substrates following the epitaxial layer transfer technique described previously [11] . InAs 0.7 Sb 0.3 was grown on a 60-nm Al 0.4 Ga 0.6 Sb sacrificial layer on a GaSb substrate by molecular beam epitaxy. The InAsSb layer was then pattern etched by using a mixture of citric acid (1 g/mL of water) and hydrogen peroxide (30%) at 1:20 volume ratio (etch rate of ∼0.7 nm/s), and the AlGaSb layer was selectively etched by ammonium hydroxide (1.5% in water). Ni (T Ni = 40 nm) source (S) and drain (D) electrodes were fabricated using lithography and metallization. For top-gated FETs, a 10-nm-thick ZrO 2 gate dielectric was deposited by atomic layer deposition at 115
• C, followed by a forming gas anneal at 150
• C for 10 min. Subsequently, Ni top-gate (G) electrodes, overlapping the S/D, were fabricated. Fig. 1(a) shows a TEM image of the 7-nm InAsSb layer on Si/SiO 2 with a Ni/ZrO 2 high-κ stack, while the HRTEM image in Fig. 1(b) shows the single crystallinity of the InAsSb channel, exhibiting highly abrupt interfaces between InAsSb and Si/SiO 2 without any visible voids.
III. RESULTS AND DISCUSSIONS
In order to probe the electrical properties of InAsSb XOI FETs, back-and top-gated devices with varied gate lengths (L G ) were fabricated and characterized. For back-gated FETs, 50-nm-thick thermally grown SiO 2 was used as the gate 0741-3106/$31.00 © 2012 IEEE dielectric. Fig. 2(a) shows the transfer characteristics of the 7-and 17-nm-thick InAsSb XOI FETs at V DS = 0.5 V, for L G = 2.7 and 3.4 μm, respectively. The back-gated 7-nm-thick device exhibits an I ON /I OFF ratio of ∼10 4 , which is more than two orders of magnitude greater than that of the 17-nm device. This significant improvement in OFF current can be attributed to better electrostatic control from gating a thinner body [12] . The raising of bandgap by confinement will also contribute to a lower OFF current, since the barrier for thermionic emission of carriers would be higher. Specifically, since InAsSb has a large Bohr radius (between 34 and 65 nm, which are for bulk InAs and InSb, respectively [13] ), heavy quantum confinement is expected in UTB membranes. An approximate expression for the ground-state energy of electrons and holes can be derived by solving the 1-D Schrodinger equation for a finite potential well. The effective bandgaps would be 0.6 and 0.32 eV for 7-and 17-nm InAs 0.7 Sb 0.3 , respectively. Fig. 2(b) shows the extracted effective mobilities (μ eff ) as a function of the 2-D carrier density at V DS = 0.1 V for the long-channel back-gated FETs (with T ox = 50 nm) shown in Fig. 2(a) . The mobility was obtained from the expression
where V T is the threshold voltage extracted from the linear I DS -V GS curve and C ox = ε ox ε 0 /T ox is the gate oxide capacitance per unit area (ε ox ∼ 3.9 is the dielectric constant of SiO 2 , ε 0 is the vacuum permittivity, and T ox = 50 nm is the SiO 2 thickness). Here, we utilized the simple parallel-plate model, and the effects of quantum capacitance and fringe field are ignored, which is a valid assumption given the thick gate oxide (i.e., small oxide capacitance) of the back-gated devices and that the channel width is much greater than thickness. The effective mobility histograms extracted for long-channel InAs 0.7 Sb 0.3 (thicknesses of 7 and 17 nm) and InAs (thicknesses of 8 and 18 nm) XOI FETs are shown in Fig. 3 . Note that the dimensions (including channel width W , which is typically ∼320-380 nm) of each device were directly measured by SEM and used to normalize the current and extract the mobilities. InAsSb devices exhibit average effective mobilities of ∼3400 and ∼4100 cm 2 /V · s at n s = 2 × 10 12 cm −2 for the 7-and 17-nm thicknesses, respectively. Note that the mobility degradation with thickness is mainly due to enhancement of surface roughness and surface polar phonon scattering [14] . These mobility values present ∼2× enhancement over InAs XOI FETs with similar thicknesses (Fig. 3) . The variation of the mobility may be caused by the different amount of interface trap states (D it ) introduced during processing. This mobility improvement coincides with the previously reported Hall mobility difference between InAs 0.7 Sb 0.3 (μ Hall ∼ 42 000 cm 2 /V · s) and InAs (μ Hall ∼ 22 000 cm 2 /V · s) [15] at a doping concentration of 5 × 10 16 −3 × 10 17 cm −3 , which is around the electron density in our unintentionally doped samples. Hence, it is promising to further enhance the mobility by increasing the Sb content of the channel, although this comes at the cost of a lower bandgap.
Next, the electrical properties of top-gated InAsSb XOI FETs are explored. As shown in Fig. 4(a) and (b) , a 7-nm-thick InAsSb FET (L G = 500 nm) exhibits I ON /I OFF ∼ 2 × 10 2 when defining I OFF at V T − 1/3V DD and I ON at V T + 2/3V DD at room temperature (V T is taken at I = 10 −6 A/μm) and exhibits an I ON of ∼0.38 mA/μm at V DS = V GS = 0.6 V. A subthreshold swing of SS ∼ 178 mV/dec is obtained, which is larger than that of InAs FETs (SS ∼ 125 mV/dec) [16] . This suggests that the InAsSb interfaces exhibit a higher density of trap states than InAs. The source contact resistance R S of the 7-nm-thick InAsSb was extracted using the transmission line method. The extracted R S is ∼200 Ω · μm, which is close to that of the 8-nm InAs FETs (∼230 Ω · μm) [16] .
The extrinsic transconductance g m of the top-gated FET (L G ∼ 500 nm) at V DS = 0.5 V peaked at ∼ 0.51 mS/μm. The intrinsic transconductance
was extracted to exclude the contact resistance effects (R SD = R S + R D = 2R S ). The peak intrinsic transconductance of the device is ∼0.56 mS/μm. Fig. 4(c) shows g m and g mi as a function of inverse gate length, which exhibits nonlinearity for shorter channel lengths, possibly arising from quasi-ballistic transport. Further study needs to be done to improve the I OFF and SS of sub-500-nm-channel-length devices. Compared to previously reported InAs 0.8 Sb 0.2 QWFETs (L G = 1 μm and g mi = 0.50 mS/μm) on GaAs substrates and InSb QWFETs (L G = 85 nm and g mi = 0.71 mS/μm) on Si, our InAsSb XOI FETs show a peak g mi of ∼0.56 mS/μm for L G ∼ 500 nm [ Fig. 4(c) ] while eliminating the complexity from growing thick buffer and δ doping layers [9] , [10] . Moreover, it has higher I ON /I OFF at room temperature. Fig. 4(d) shows the temperature-dependent transfer characteristics. The interface trap density (D it ) was extracted from
With ε ox1 = 16, t ox1 = 10 nm, ε ox2 = 3.9, t ox2 = 1200 nm, ε InAsSb = 15.7, and t InAsSb = 7 nm, D it is determined to be ∼1 × 10 13 cm −2 eV −1 , which is slightly higher than that of InAs XOI FETs (∼3 × 10 12 cm −2 eV −1 ) [16] . Note that this D it value presents only a rough estimate of the order of magnitude for the average trap density within the bandgap. The traps close to or beyond the conduction band edge are not extracted using this analysis technique, but they can also alter the charge carrier density and transport properties. Detailed capacitance-voltage characterization in the future is needed to better understand and optimize the surface/interface properties.
IV. CONCLUSION
In conclusion, high-electron-mobility InAs 0.7 Sb 0.3 transistors have been fabricated on Si substrates using the XOI configuration. The devices exhibit excellent electrical properties, while future work on improving the InAsSb/high-κ interface needs to be done. In the future, even higher Sb content and thinner body InAsSb XOI n-FETs, together with InGaSb XOI p-FETs, are promising to be integrated for high-speed and lowpower complementary MOSFET circuits.
